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ABSTRACT
While neural network hardware accelerators provide a substantial amount of raw compute throughput, the models
deployed on them must be co-designed for the underlying hardware architecture to obtain the optimal system
performance. We present a class of computer vision models designed using hardware-aware neural architecture
search and customized to run on the Edge TPU, Google’s neural network hardware accelerator for low-power,
edge devices. For the Edge TPU in Coral devices, these models enable real-time image classification performance
while achieving accuracy typically seen only with larger, compute-heavy models running in data centers. On Pixel
4’s Edge TPU, these models improve the accuracy-latency tradeoff over existing SoTA mobile models.
1 INTRODUCTION
On-device machine learning (ML) strives to bring privacy-
preserving, always-available, and responsive intelligence to
compute platforms that may be limited in terms of com-
pute and power resources. Enabling on-device ML on
resource-constrained devices has spurred the development
of algorithmically-efficient neural network architectures as
well as a myriad of specialized hardware accelerators archi-
tected to efficiently execute the kernels commonly found
in deep neural networks. These hardware accelerators ex-
hibit quite a bit of diversity in terms of their programming
models, compute capabilities, memory organization and it
is unlikely that the same neural network architecture can
map efficiently across these different hardware platforms.
Put differently, neural network architectures must be aware
of the target hardware architecture in order to optimize the
overall system performance and energy efficiency.
Meanwhile there is an increasing trend in the deep learn-
ing community to employ automated neural architecture
search (NAS) methods to design models, representing a
shift from the conventional approach of hand tuning the
model architectures. Much of the early work in NAS relied
on the number of multiply-accumulate (MAC) operations
performed during inference or the number of trainable pa-
rameters as a proxy for model’s latency (Zoph et al., 2018).
Realizing that the MAC count does not always correlate
well with the measured latency on a real device, recent work
such as MNASNet(Tan et al., 2019), ProxylessNAS(Cai
et al., 2018), and FBNet (Wu et al., 2019) first build a model
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to estimate the network’s latency on a target hardware. This
latency model is then used to navigate the space of candidate
architectures. We extend these NAS frameworks to search
for computer vision models customized for the different
instantiations of Google’s Edge TPU neural network hard-
ware accelerator architecture: Edge TPU in the USB/PCI-e
attached Coral devices1 and in the Pixel 4 smartphone2. We
pay special attention to the design of the search space used
for sampling the candidate neural network architectures.
In particular, we augment the search space with building
blocks known to achieve high overall utilization on the Edge
TPU architecture. In addition, we prohibit the use of op-
erations incompatible with the production software stack,
thereby yielding models that are readily deployed on the
target devices.
This accelerator-aware NAS is used to discover efficient im-
age classification models for the Edge TPU: (i) EfficientNet-
EdgeTPU runs nearly 10x faster compared with Resnet50
(He et al., 2016) on the Edge TPU in Coral devices while
achieving higher classification accuracy. (ii) For the Edge
TPU in Pixel 4 the search for smaller, low-latency models
produced MobilenetEdgeTPU which achieve 75.6% top-1
accuracy while reducing latency by 30% over MobilenetV3.
We also released the training code and pretrained versions
for these models3,4.
1https://coral.ai/products/
2https://store.google.com/product/pixel_4
3https://github.com/tensorflow/models/
tree/master/research/slim/nets/mobilenet
4https://github.com/tensorflow/tpu/tree/
master/models/official/efficientnet/edgetpu
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Figure 1. Accelerator performance predictor added into the loop
with neural architecture search for discovering accelerator opti-
mized models.
2 METHODOLOGY
A typical neural architecture search framework consists
of the following modules: a controller that samples from
search space of all possible architectures, a trainer that trains
the models on some dataset to arrive at an accuracy metric,
an objective function that scores the candidate model to
help the controller navigate the search space. As shown
in Figure 1, this framework can be extended to search
for accelerator-optimized models by integrating a “latency
model” that returns a model’s latency when running on the
target accelerator, and an objective function that jointly op-
timizes the model latency and accuracy.
2.1 Accelerator Performance Modeling
Model latency and accuracy are the two components of the
multi-objective reward function in hardware-aware NAS.
Hence, projecting the latency of a candidate model running
on the underlying hardware both quickly and accurately is a
key challenge. We have leveraged a variety of performance
evaluation strategies with inherent trade-offs between esti-
mation speed and accuracy.
As the utilization of the hardware resources highly depend
on the computation characteristics of the operations (e.g.,
memory accesses, data reuse, compute intensity, etc.) em-
ployed in the neural network models, simply using the num-
ber of MACs or parameters in the models as a proxy for
the latency can be very misleading. For example, as shown
in (Tan et al., 2019), MobileNet (Howard et al., 2017) and
NASNet (Zoph et al., 2018) have similar FLOPS (575M vs.
564M), but the model latencies can be significantly different
(113ms vs. 183ms on Pixel 1). On the other hand, building
a test harness of real devices to measure the latencies of
Figure 2. Left: Simulated vs. real device latencies for a mix of ML
models. Right: Simulated vs. APM estimated latencies for 1000
randomly sampled models from the search space (RMSE=160us)
several models explored in NAS poses several scalability
challenges.
To address the challenges of real-device measurements, we
used a cycle-accurate Edge TPU performance simulator to
estimate the latencies of the candidate models. Our simula-
tor faithfully models most of the key subsystems to evaluate
full models under a few minutes while providing a very
close proxy for the real device (see Figure 2).
Cycle-level simulation provides accurate latency estimations
and a few minutes of turnaround time for the estimation can
be hidden behind a costly training of a proxy task for some
NAS approaches (Tan et al., 2019). However, some NAS
algorithms based on weight sharing in a super-network (Ben-
der et al., To appear, 2020; Cai et al., 2018) may require
a much faster latency estimation. For that purpose, we
have developed an analytical performance model (APM)
for Edge TPU that provides latency estimations in the or-
der of milliseconds. APM uses a roofline model where the
roofline constructed from the peak memory bandwidth and
compute throughput is enhanced with multiple ceilings that
capture some of the key performance limiters such as in-
ternal data buses, local memory units, etc. (Williams et al.,
2009). Based on 1000 randomly sampled models from our
image classification search space, APM provides reasonably
accurate estimations (160us RMSE) with 3-4 orders of mag-
nitude speedup in estimation time compared to cycle-level
simulation (see Figure 2).
Estimating model latency, regardless of using analytical
model or cycle-level simulation, is coupled with several
components of the Edge TPU software stack such as model
transformation and compilation. We expose our evaluation
toolchain as a remote service and deploy it as a latency
estimation server. The service interface facilitates the inte-
gration of Edge TPU software stack and the simulator/APM
into the NAS framework by using remote procedure calls
(RPC). Moreover, it provides an efficient way to scale-up
the latency estimation where several candidate models are
explored in parallel.
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Figure 3. Inverted bottleneck convolution block with and without
depthwise convolution layer have significantly different runtimes
depending on the input tensor dimension and block expansion
factors
2.2 Search Space Engineering
Domain-specific accelerators owe much of their perfor-
mance and energy efficiency gains over general purpose
processors to the customization of their compute units and
datapaths for specific computation patterns. This also im-
plies that not all operations will achieve similar computa-
tional efficiencies when mapped to such accelerators. As a
result, crafting the search space to include building blocks
that are known to improve hardware utilization as well as
excluding incompatible operations becomes a critical com-
ponent in arriving at accelerator-optimized models.
Although our search space includes several potentially use-
ful blocks with varying kernel and tensor sizes, it is not
trivial to determine when an option becomes favorable. For
example, our search space includes the inverted bottleneck
convolution block with a depthwise convolution layer that is
used in MobileNetV2 (Sandler et al., 2018). In addition to
this baseline block, we introduce a fused inverted bottleneck
convolution block that fuses the initial expansion convolu-
tion with the depthwise convolution into a single full convo-
lution (Figure 3). Originally this block expands the depth of
Figure 4. Convolution kernel size’s impact on the runtime changes
significantly based on the input/output tensor shapes.
the input tensor and performs a “cheaper” depthwise convo-
lution with a larger depth dimension. Although, the fused
alternative performs a more “expensive” full convolution
at a larger depth dimension, it can utilize the hardware re-
sources better and provide more trainable parameters which
can be a good latency-accuracy trade-off. In Figure 3, on
the top, we observe that the fused inverted bottleneck block
has a better runtime as well as more trainable parameters
compared to the baseline inverted bottleneck. However, on
the bottom, fused version has more than 2x worse runtime
compared to the baseline version.
Figure 4 demonstrates another case where the same choice
from the search space is not always favorable. In Figure 4,
on the top, 5x5 kernel size choice leads to 2.78x increase
in the number of MACs and parameters compared to 3x3
kernel size which leads to 2.71x increase in the runtime
(1122us vs. 414us). However, on the bottom we observe that
the same increase in the kernel size, number of MACs and
parameters lead to only a 35% increase in the runtime (27us
vs 20us). For this case, it turns out that the combination of a
shallow input tensor depth with a larger output tensor depth
has a lower utilization where the increase in the kernel size
has minor impact on the runtime due to improved utilization.
This can be good trade-off to gain more trainable parameters
to improve model quality at a marginal latency cost.
The cost of such choices depends on several factors includ-
ing the input/output tensor shapes, where they appear in the
model and how they are mapped onto the hardware. Deter-
mining the crossover point where an option becomes more
beneficial in terms of the latency-accuracy trade-off is a
non-trivial problem which makes manual model crafting
very challenging. This makes the accelerator-aware NAS
an essential approach to improve the model accuracy while
efficiently utilizing the system performance.
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Figure 5. EfficientNet-EdgeTPU-S/M/L models achieve better la-
tency and accuracy than ResNet50, and Inception by specializing
the network architecture for Edge TPU in Coral devices.
3 RESULTS
We present two set of results targeting the Edge TPU in
Coral devices and in Pixel 4 smartphones for a class of im-
age classification models designed using accelerator-aware
NAS.
The search space for Edge TPU is derived from the Mnasnet
search space (Tan et al., 2019). This search space is cus-
tomized for the Edge TPU by including the option to use the
fused inverted bottleneck convolution block described pre-
viously. Also, the swish non-linearity and the squeeze-and-
excite blocks (Hu et al., 2018) are excluded from the search
space. While these operations have been shown to help
improve the model’s accuracy (Howard et al., 2019), they
tend to perform suboptimally on Edge TPU. An architecture
search targeting the Edge TPU in Coral devices produced the
model shown in Figure 5 labelled as EfficientNet-EdgeTPU-
S. The compound scaling method of EfficientNets (Tan &
Le, 2019) is used the produce the -M and -L variants. The
scaled versions -M and -L achieve progressively higher ac-
curacy at the cost of higher latency. Compared with other
image classification models such as Inception-ResNet-v2
and ResNet50, EfficientNet-EdgeTPU models are not only
more accurate, but also run faster on Edge TPUs.
Pixel 4 uses an Edge TPU customized to meet the require-
ments of key camera features in Pixel 4. This allows us
to reuse a similar search space with only minor changes.
Since the target hardware and hence the cost models are
different, the accuracy-latency trade-off curves for select-
ing the optimal choices changes as well. However, the
accelerator-aware NAS approach substantially reduces the
manual process involved in handcrafting a new optimal
model. As shown in Figure 6, our NAS generated models,
MobilenetEdgeTPU, improve the accuracy-latency pareto-
frontier compared to existing mobile models such as Mo-
bileNetV2 and minimalistic MobileNetV3. Compared with
Figure 6. Latencies of different variants of int8-quantized Mo-
bilenets on Pixel 4 Edge TPU (top) and Pixel 4 CPU (bottom)
the EfficientNet-EdgeTPU model (optimized for the Edge
TPU in Coral), these models are targeted to run at a much
lower latency on Pixel 4.
No One-Size-Fits-All: Note that the improvements demon-
strated above arise due to the fact that these models have
been customized to run on the Edge TPU accelerator. When
running on a mobile CPU, MobileNetEdgeTPU delivers a
lower performance compared to the models that have been
customized for mobile CPUs (MobileNetV3) (Figure 6).
MobileNetEdgeTPU models perform a much greater num-
ber of MAC operations (990M vs. 210M), hence, it is not
surprising that they run slower on mobile CPUs, which ex-
hibit a more linear relationship between a models compute
requirements and the runtime.
4 CONCLUSIONS
This work highlights the benefits of customization of neural
network architectures for hardware accelerator architectures.
Neural network design using AutoML can help substan-
tially reduce the manual effort involved in these accelerator-
specific customizations. It is evident that such customization
provides a path forward for continued improvement in sys-
tem performance in the post-Moore’s law era.
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